## Code No: A5704 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M.Tech I Semester Examinations, October / November-2011 **ELECTRONIC DESIGN AUTOMATION TOOLS** (VLSI SYSTEM DESIGN)

**Time: 3hours** 

Max. Marks: 60

NR

## Answer any five questions All questions carry equal marks - - -

1.a)	List out different data types available in Verilog for connectivity and sto giving heir syntax.	[6]
b)	Write Verilog code for 4-bit ripple carry adder.	[6]
2.a)	Distinguish between procedural, procedural-continuous, and non-lassignments.	blocking [6]
b)	Write Verilog code for 3-bit up-down counter.	[6]
3.a)	Write the differences between function calls and task calls with suitable examples. [6]	
b)	Write a Verilog code to count number of 1's in a given binary word.	[6]
4.a) b)	With the help of neat flow diagram explain various simulations avail Verilog. Write a synthesizable Verilog code for 2-bit comparator.	ilable in [6] [6]
- /	I I I I I I I I I I I I I I I I I I I	L - J
5.	Describe the modeling of Moore and Mealy finite state machines with examples.	suitable [12]
6.a)	Explain about the following p-spice commands with syntax and examples 1).DC 2).PLOT 3).OP	s: [6]
b)	Draw the op-amp integrator circuit and write the spice code taking op- model.	
7.	Describe the mixed signal simulation process for D-to-A Converter by exvarious steps involved.	plaining [12]

Discuss about various issues involved in high speed PCB design. 8.a) [6] Write about ORCAD Deign entry tool. b) [6]

\*\*\*\*\*\*